
Building NVMe Over Fabrics
White Paper Building NVMe Over Fabrics with BittWare FPGA Solutions Overview Since the introduction of the Non-Volatile Memory Express (or NVMe) protocol, data center customers
Accelerating NVMe storage means moving computation, such as compression or data search, closer to where the data is stored. In this webinar we will discuss the basics of computational storage, but then look at specifics of NoLoad® IP from Eideticom and popular use cases.
The hardware for the presentation centers around the next-generation Intel® Agilex™ family of FPGAs. You’ll hear from Intel® the architecture advantages of these devices, plus BittWare’s enterprise-class cards and modules for development and deployment of storage solutions.
Register today and you’ll have access to the event, including live Q&A with our presenters, and you will be signed up to watch the recording on demand.
Samskrut J. Konduru is the Business Development and Segment Lead for Storage and Data Analytics Segments within Intel’s Programmable Solutions Group. He has over 18 years of experience in various product, business development and vertical marketing roles. Prior to Intel he was a System Architect at Xilinx and a Product Lead at Groq.
Having programmed his first FPGA in 1997, Craig started his career at Nallatech UK as an FPGA Engineer before going on to lead product management and strategy for the company.
Craig currently serves as Vice President of Marketing at BittWare which is part of the Molex group of companies.
Sean is VP of Business Development with 20 years of experience marketing and selling silicon and software. Prior to Eideticom, Sean led Hyperscale Sales at Seagate/LSI Storage (ASD) and was Director Sales/Marketing at Aquantia.
"*" indicates required fields
White Paper Building NVMe Over Fabrics with BittWare FPGA Solutions Overview Since the introduction of the Non-Volatile Memory Express (or NVMe) protocol, data center customers
Panel Discussion How Today’s FPGAs are Taming the Data Deluge Problem From Gen5 to AI, NOCs to RF at the Edge Watch the recording for
White Paper Comparing FPGA RTL to HLS C/C++ using a Networking Example Overview Most FPGA programmers believe that high-level tools always emit larger bitstreams as
High-speed networking can make timestamping a challenge. Learn about possible solutions including card timing kits and the Atomic Rules IP TimeServo.